EDAPS



EDAPS




EDAPS


EDAPS



EDAPS



EDAPS



EDAPS



EDAPS




EDAPS


EDAPS


EDAPS


EDAPS



EDAPS


EDAPS


EDAPS


EDAPS


EDAPS


EDAPS

EPS



Tutorial-3/Speaker-1
DDR Memory Technologies: A System Designer Perspective

Memory is an integral part of any electronic system which influences product features, cost, performance and power. While non-volatile memory like FLASH, HDD etc define the system capacity to store data, volatile memory(SRAM, DRAM etc.) directly impact system performance. While SRAM mostly serve on-chip needs, DRAMs serve the majority of system memory requirements. Today, DRAM constitutes a significant part of the system BOM cost and the same is expected to grow in coming years. The tutorial will cover an overview of various memory technologies including DDR (Double data rate) DRAM architecture, evolution and standards. A system designer perspective of choosing a memory technology like LPDDRX, DDRX and HBM as well as Platform implementations like DIMM, Memory down and POP options will be reviewed. Design considerations including Signal integrity and power integrity for today's high performance needs will be reviewed.

Ramaswamy Parthasarathy

Ramaswamy Parthasarathy (Partha) is a Principal Engineer in the Data center Engineering group at Intel Bangalore. He received his Ph.D. from Indian Institute of Science in the area of EMC. His field of interest includes Board and package level signal integrity, Power delivery and EMI aspects.

Vishram Pandit

Vishram Pandit is currently a Technical Lead (Signal/ Power Integrity) at Intel Technology India Pvt Ltd. He works on electrical architecture, SI/PI/EMC with chip/package/PCB co-optimization. He is a senior member of IEEE, he co-authors a book on power integrity, and co-authors numerous conference papers.