EDAPS



EDAPS




EDAPS


EDAPS



EDAPS



EDAPS



EDAPS



EDAPS




EDAPS


EDAPS


EDAPS


EDAPS



EDAPS


EDAPS


EDAPS


EDAPS


EDAPS


EDAPS

EPS



Panelist - Emerging Technologies
Chip-Package-System/EDA

Taranjit Kukal - Cadence

Taranjit Kukal is Senior Architect, Product Engineering at Cadence Design Systems, responsible for Cross-platform solutions with focus on IC/Package/board co-design and co-analysis. In the past, he led IP-PHY modeling, PSpice and Hi-Speed EDA development at Cadence. Prior to joining Cadence, he worked at HCL Ltd. doing embedded system designs and analog PCB designs. He graduated from Indian Institute Technology, Delhi in Electrical Engineering in 1990. He has 20 patents granted in US patent office and several papers in various conferences.